

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the application of:

Hideki YASUOKA et al.

Appln. No.:

Filed: Herewith

For: SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF
MANUFACTURING THE SAME

* * *

INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:


Pursuant to 37 C.F.R. § 1.56, and without any assertion
as to materiality or prior art effect, the documents listed
on the attached Form PTO-1449 are hereby cited.

The documents on the attached List are cited in the
specification, on pages 1 and 2, and their relevance is
indicated therein.

Respectfully submitted,

MWS:jab

Miles & Stockbridge P.C.
1751 Pinnacle Drive
Suite 500
McLean, Virginia 22102-3833
(703) 903-9000
November 21, 2001

By: 
Mitchell W. Shapiro
Reg. No. 31,568

